Build FPGA designs that meet timing constraints.
Recent revisions are kept. Restoring one creates a new revision.
