Build FPGA and ASIC designs that meet timing.
Recent revisions are kept. Restoring one creates a new revision.
